View SRP1270-1R5M_6484692.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2012 microchip technology inc. ds22326a-page 1 mcp19035 features ? input voltage range: from 4.5v to 30v ? targeted for low voltage power trains with output current up to 20a ? high-speed voltage mode, analog pulse-width modulation control ? power good output ? internal oscillator, reference voltage and overcurrent limit threshold for stand-alone applications. ? fixed switching frequency (f sw ): 300 khz ? integrated synchronous mosfet drivers ? multiple dead-time options ? internal blocking device for bootstrap circuit ? integrated current sense capability for short circuit protection ? internal overtemperature protection ? under voltage lockout (uvlo) ? integrated linear voltage regulator ? 10-ld 3x3mm dfn package applications ? point of loads ? set-top boxes ? dsl cable modems ? fpga?s/dsp?s power supply ? pc?s graphic/audio cards general description the mcp19035 is an application-optimized, high- speed synchronous buck controller that operates from input voltage sources up to 30v. this controller implements a voltage-mode control architecture with a fixed switching frequency of 300 khz. the high- switching frequency facilitates the use of smaller passive components, including the inductor and input/output capacitors, allowing a compact, high- performance power supply solution. the mcp19035 implements an adaptive anti-cross conduction scheme to prevent shoot-through in the external power mosfets. further more, the mcp19035 offers multiple dead-time options, enabling an additional degree of optimization, allowing a higher efficiency power supply design. the mcp19035 controller is intended to be used for applications providing up to 20a of output currents across a wide input voltage range, up to 30v. the shdn input is used to turn the device on and off. while turned off, the current consumption is minimized. the mcp19035 offers a power good feature (pwrgd), enabling fault detection and simplifying sequencing. package types mcp19035 3x3 dfn* comp fb v in phase boot 1 2 3 4 10 9 8 7 ldrv hdrv shdn * includes exposed thermal pad (ep); see ta b l e 3 - 1 . ep 11 6 pwrgd +v cc 5 high-speed synchronous buck controller
mcp19035 ds22326a-page 2 ? 2012 microchip technology inc. typical application c in c out l q 1 q 2 mcp19035 hdrv ldrv phase boot +v cc c boot c vcc +v out shdn v in pwrgd comp fb r 1 r 3 c 1 r 2 c 3 r 4 c 2 +v in on off gnd
? 2012 microchip technology inc. ds22326a-page 3 mcp19035 1.0 electrical characteristics absolute maximum ratings ? v in - v gnd ........................................................ -0.3v to +30v v boot ................................................................ -0.3v to +36v vhdrv, hdrv pin................. +v phase -0.3v to v boot +0.3v vldrv, ldrv pin.....................+ (v gnd -0.3v) to (v cc +0.3v) max. voltage on any pin ...........+ (v gnd -0.3v) to (v cc +0.3v) storage temperature ....................................-65c to +150c maximum junction temperature ................................. +150c esd protection on all pins (hbm) .................................... 1 kv esd protection on all pins (mm) .....................................200v ? notice: stresses above those listed under ?maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. exposure to maximum rating conditions for extended periods may affect device reliability. dc electrical characteristics electrical specifications : unless otherwise noted, v in = 12v, f sw = 300 khz, c in = 1.0 f, t a = +25c (for typical values), t a = -40c to +125c (for minimum and maximum). parameters symbol min typ max units conditions inputs input voltage range v in 4.5 ? 30 v uvlo (v in rising) uvlo on 44.24.4 v uvlo (v in falling) uvlo off 3.4 3.6 3.8 v uvlo hysteresis uvlo hyst ? 600 ? mv input quiescent current i(v in )?6 8 ma shutdown current i in_shdn ? 25 50 a shdn = gnd. internal voltage regulator is also disabled linear regulator output voltage v cc 4.875 5 5.125 v 6v ? v in < 30v output current i vcc-out 50 ? ma 6.5v ? v in < 30v, note 2 short-circuit output current i vcc-out_sc ? ? 100 ma v in = 6v, r load < 0.1 ? load regulation ? 0.1 ? % note 1 line regulation ? 0.05 ? % note 1 dropout voltage ? 0.75 1.3 v i vcc_out = 50 ma power supply rejection ratio psrr ? 70 ? db f ? 1000 hz, i vcc_out = 50 ma c in = 0 f, c vcc-out = 4.7 f, note 1 internal oscillator switching frequency f sw 255 300 345 khz see section 4.4, internal oscillator ramp signal amplitude v ramp 0.911.1v pp note 1 reference voltage reference voltage generator v ref 585 600 615 mv note 1: ensured by design. not production tested. 2: limited by the maximum power dissipation of the case. 3: possibility to be adjusted for high volumes.
mcp19035 ds22326a-page 4 ? 2012 microchip technology inc. error amplifier gain bandwidth product gbp 6.5 10 ? mhz note 1 open loop gain a ol 70 80 ? db note 1 input offset voltage v os -5 0.1 5 mv note 1 input bias current (fb pin) i bias ?? 5 na note 1 error amplifier sink current i sink ?5? ma note 1 error amplifier source current i source ?5? ma note 1 pwm section maximum duty cycle dc max 85 ? ? % note 1 minimum on time t on(min) 130 ? 240 ns 6v ? v in < 30v, note 1 soft start soft start time t ss ?2.6? ms shutdown logic low-to-high threshold shdn hi 0.75 ? ? v 4.5v ? v in < 30v logic high-to-low threshold shdn lo ? ? 0.4 v 4.5v ? v in < 30v power good power good threshold high pg th-h ?9296% of v ref power good threshold low pg th-low 88 90 ? % of v ref power good threshold hysteresis pg th-hys ?2?% of v ref power good delay t pg-delay ? 150 ? us v fb = (pg th-hi + 100 mv) to (pg th-low ? 100 mv) power good active time-out period t pg-time-out ? 120 ? ms v fb = (pg th-hi ? 100 mv) to (pg th-hi + 100 mv) mosfet drivers high-side driver pull-up resistance r hi-source ?23.5 ? v boot ?v phase = 4.5v, i hdrv = 100 ma, note 1 high-side driver pull- down resistance r hi-sink ?23.5 ? v boot ?v phase = 4.5v, i hdrv = 100 ma, note 1 low-side driver pull-up resistance r lo-source ?23.5 ? v cc = 5v, note 1 low-side driver pull- down resistance r lo-sink ?12.5 ? v cc = 5v, note 1 hdrv rise time t rh ?1535 nsc load = 1.0 nf, note 1 hdrv fall time t fh ?1535 nsc load = 1.0 nf, note 1 ldrv rise time t rl ?1025 nsc load = 1.0 nf, note 1 dc electrical characteristics (continued) electrical specifications : unless otherwise noted, v in = 12v, f sw = 300 khz, c in = 1.0 f, t a = +25c (for typical values), t a = -40c to +125c (for minimum and maximum). parameters symbol min typ max units conditions note 1: ensured by design. not production tested. 2: limited by the maximum power dissipation of the case. 3: possibility to be adjusted for high volumes.
? 2012 microchip technology inc. ds22326a-page 5 mcp19035 ldrv fall time t fl ?1025 nsc load = 1.0 nf, note 1 dead time t dt 20 ? ? ns two dead-time options, see section 5.2.2, dead time selection , note 1 ?12? short circuit protection high-side over current threshold voltage oc th-hi 430 480 530 mv note 1 , v cboot = 5v low-side over current threshold voltage oc th-lo 130 180 230 mv note 1 , note 3 minimum pulse width during short circuit t ss-min ? 800 ? ns note 1 off-time between restart attempts (hick- up time) t ss-ht 30 60 ? ms note 1 thermal shutdown thermal shutdown tshd ? 150 ? c note 1 thermal shutdown hysteresis tshd_hys ? 15 ? c note 1 temperature specifications electrical characteristics: unless otherwise indicated, v in = 6.0v to 30v, f sw = 300 khz parameters sym min typ max units conditions temperature ranges specified temperature range t a -40 ? +125 c maximum junction temperature t j-max ??+150c operating temperature range t a -40 ? +125 c storage temperature range t a -65 ? +150 c thermal package resistances thermal resistance, 10l-3x3 dfn ? ja ? 53.3 ? c/w typical 4-layer board with interconnecting vias dc electrical characteristics (continued) electrical specifications : unless otherwise noted, v in = 12v, f sw = 300 khz, c in = 1.0 f, t a = +25c (for typical values), t a = -40c to +125c (for minimum and maximum). parameters symbol min typ max units conditions note 1: ensured by design. not production tested. 2: limited by the maximum power dissipation of the case. 3: possibility to be adjusted for high volumes.
mcp19035 ds22326a-page 6 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 7 mcp19035 2.0 typical performance curves note: unless otherwise indicated, t a =+25c, v in = 12v, v out = 1.8v, f sw = 300 khz, c vcc = 4.7 uf. figure 2-1: input quiescent current vs. input voltage. figure 2-2: input quiescent current vs. temperature. figure 2-3: relative oscillator frequency variation vs. temperature. figure 2-4: +v cc-out regulation vs. input voltage. figure 2-5: +v cc-out regulation vs. load current. figure 2-6: ldo regulator dropout voltage vs. temperature. note: the graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. the performance characteristics listed herein are not tested or guaranteed. in some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range. 5.0 6.0 7.0 iescent current (ma) 4.0 0 5 10 15 20 25 30 35 input qu input voltage (v) 4.0 6.0 8.0 10.0 i escent current (ma) 0.0 2.0 -50 0 50 100 150 input qu i junction temperature (c) -4.0 -2.0 0.0 2.0 4.0 o scillator frequency v ariation (%) -10.0 -8.0 -6.0 -50 0 50 100 150 relative o v junction temperature (c) 4.99 5.01 5.03 5.05 o utput voltage (v) i load = 20 ma 4.95 4.97 0 10203040 ldo o input voltage (v) 4.99 5.01 5.03 5.05 output voltage (v) 4.95 4.97 0 204060 ldo load current (ma) 05 0.75 1 1.25 1.5 r opout voltage (v) i load = 50 ma 0 0.25 0 . 5 -50 0 50 100 150 ldo d r junction temperature (c)
mcp19035 ds22326a-page 8 ? 2012 microchip technology inc. note: unless otherwise indicated, t a =+25c, v in = 12v, v out = 1.8v, f sw = 300 khz, c vcc = 4.7 uf. figure 2-7: +v cc-out ldo psrr vs. frequency. figure 2-8: relative reference voltage variation vs. temperature. figure 2-9: uvlo thresholds vs. temperature. figure 2-10: soft start time vs. temperature. figure 2-11: high-side overcurrent threshold vs. temperature. figure 2-12: low-side overcurrent threshold vs. temperature. -50.0 -30.0 -10.0 l do psrr (db) -90.0 -70.0 10 1000 100000 l frequency (hz) 0 0.1 0.2 v e reference voltage variation (%) -0.2 -0.1 -50 0 50 100 150 relati v junction temperature (c) 3 4 5 volatge lockout h resholds (v) v in rising v in falling 2 3 -50 0 50 100 150 under t h junction temperature (c) 1.5 2.0 2.5 3.0 3.5 4.0 t start time (ms) v out = 1.8 v i out = 1 a 0.0 0.5 1.0 -50 0 50 100 150 sof t junction temperature (c) 400 500 600 side overcurrent h reshold (mv) v cboot = 5v 300 400 -50 0 50 100 150 high- t h junction temperature (c) -100 0 - side overcurrent hreshold (mv) -200 -50 0 50 100 150 low - t junction temperature (c)
? 2012 microchip technology inc. ds22326a-page 9 mcp19035 note: unless otherwise indicated, t a =+25c, v in = 12v, v out = 1.8v, f sw = 300 khz, c vcc = 4.7 uf. figure 2-13: hdrv p-ch r dson relative variation vs. temperature. figure 2-14: hdrv n-ch r dson relative variation vs. temperature. figure 2-15: ldrv p-ch r dson relative variation vs. temperature. figure 2-16: ldrv n-ch r dson relative variation vs. temperature figure 2-17: pg active time out period vs. temperature. figure 2-18: pg thresholds voltage vs. temperature. 20 -10 0 10 20 30 40 50 d e driver pmos r dson t ive variation (%) -50 -40 -30 - 20 -50 0 50 100 150 high-si d rela t junction temperature (c) -10 0 10 20 30 40 50 e driver nmos r dson t ive variation (%) -50 -40 -30 -20 -50 0 50 100 150 high-sid e rela t junction temperature (c) -10 0 10 20 30 40 50 e driver pmos r dson t ive variation (%) -50 -40 -30 -20 -50 0 50 100 150 low-sid e relea t junction temperature (c) -10 0 10 20 30 40 50 e driver nmos r dson t ive variation (%) -50 -40 -30 -20 -50 0 50 100 150 low-sid e rela t junction temperature (c) 120 130 140 150 g ood active timeout (ms) 100 110 -50 0 50 100 150 power g junction temperature (c) 90 100 good thresholds r eference voltage) pwrgd = low pwrgd = high 80 -50 0 50 100 150 powe (% of r junction temperature (c)
mcp19035 ds22326a-page 10 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 11 mcp19035 3.0 pin description description of the pins are listed in tab l e 3 - 1 . 3.1 shutdown input pin (shdn ) this pin enables or disables the mcp19035 device. when logic ?high? is applied to this pin, the device is enabled. a logic ?low? will disable the device. when the device is disabled, both the ldrv and hdrv pins are held low. the internal ldo regulator is also dis- abled when the shdn pin is pulled low. do not let this pin float. if not used, connect to v in using a 100 k ? resistor. 3.2 feedback voltage input pin (fb) this is the internal error amplifier?s negative input, and is used to sense the output voltage. the positive input to the amplifier is connected to the internal reference voltage. 3.3 internal error amplifier pin (comp) this is the output of the internal error amplifier. the compensation network is connected between this pin and the fb pin. 3.4 input voltage pin (v in ) this pin is the input power for the controller. a bypass capacitor must be connected between this pin and the gnd pin. the input of an internal voltage regulator (ldo) is connected to this pin to generate the +5v v cc used for internal circuitry bias. 3.5 power good pin (pwrgd) the power good pin is an open drain output. this pin is pulled low when the output is 92% less than the typical value. connect this pin to +v cc pin through a pull-up resistor. the recommended value for the pull-up resis- tor is 100 k ? . 3.6 ldo output voltage pin (+v cc ) this pin is the output of the internal voltage regulator (ldo). the internal circuitry of the controller is powered from this pin (+5.0v). external low noise loads can be powered from this pin, but the sum of the external load current and the internal circuitry current should not exceed 50 ma. a 4.7 f ceramic capacitor must be connected between this pin and gnd. 3.7 lower gate pin (ldrv) this pin is the drive output for the low-side n-channel mosfet (synchronous rectifier). the ldrv drive is capable of sourcing 1a and sinking 1.5a. 3.8 bootstrap supply pin (boot) the boot pin is the floating bootstrap power supply pin for the high-side mosfet gate driver. a capacitor connected between this pin and the phase pin pro- vides the necessary charge to turn on the external high-side mosfet. table 3-1: pin description table mcp19035 3x3 dfn symbol description 1 shdn device shutdown input pin 2 fb feedback voltage input pin 3 comp internal error amplifier output pin 4v in input voltage pin 5 pwrgd power good pin 6+v cc +5.0v output voltage pin 7 ldrv lower gate drive output pin 8 boot floating bootstrap supply pin 9 phase switching node pin 10 hdrv upper gate drive output pin 11 ep exposed thermal pad, must be connected to gnd
mcp19035 ds22326a-page 12 ? 2012 microchip technology inc. 3.9 switching node pin (phase) this pin provides a return path for the high-side gate driver. it also provides a path for the charging of the boot capacitor, used while turning on the high-side mosfet. this pin also senses the switching transition to eliminate cross conduction (shoot-through). 3.10 upper gate drive pin (hdrv) this pin is the high-side n-channel mosfet (control transistor) gate drive output. the hdrv drive is capable of sourcing and sinking 1a. 3.11 exposed thermal pad (ep) analog ground and power ground are both connected to this pin.
? 2012 microchip technology inc. ds22326a-page 13 mcp19035 4.0 detailed description 4.1 device overview the mcp19035 family of devices are high- performance controllers providing all the necessary functions to construct a high-performance dc/dc converter, while keeping costs and design effort to a minimum: ? support for pre-biased outputs eliminates con- cerns about damaging sensitive loads during startup. ? strong gate drivers for the high side and rectifier n-channel mosfets decrease switching losses, yielding increases in efficiency. ? adaptive gate drive timing prevents shoot-through and minimizes body diode conduction in the syn- chronous rectifier mosfet, which also increases the efficiency. ? dead-time optimization options of the mcp19035 assist in improving the power conversion effi- ciency, when used with high-speed, low figure of merit mosfets. ? overcurrent protection circuits in both high and low-side switches, and a short circuit hiccup- recovery mode increase design flexibility and min- imize power dissipation in the event of prolonged output faults. ? the dedicated shdn pin allows the converter to be placed in a low quiescent current state. ? internal fixed converter switching frequency and soft-start reduce the external component count, simplifying design and layout, as well as reducing footprint and size. ? the 3 mm 3 mm dfn package size also mini- mizes the overall converter footprint. figure 4-1: internal block diagram. hdrv ldrv oscillator boot control logic shdn v in pwrgd comp fb phase cross conduction protection hd ld voltage regulator comp dead time generator + - v cc power-good circuit shut-down circuit + - sd ea sd uvlo circuit over-current detection circuit reference voltage generator soft start circuit fb sd gnd v ref pwm over-temperature detection circuit ot ot v in v cc v cc v cc v cc
mcp19035 ds22326a-page 14 ? 2012 microchip technology inc. 4.2 pwm circuitry the mcp19035 controller implements a fixed frequency, voltage-mode control scheme. the internal pwm generator is comprised of an oscillator, error amplifier, high-speed comparator and a latch. the error amplifier generates the control voltage by amplifying the difference between voltage reference (600 mv, internally generated) and the voltage of the fb pin (feedback voltage). this control voltage is compared by the high-speed comparator to an artificially generated ramp signal; the result is a pwm signal. an sr latch (set-reset flip-flop) is used to prevent the pwm circuitry from turning the external switch on until the beginning of the next clock cycle. an external compensation network (type-ii or type-iii) must be used to stabilize the control system. 4.3 internal reference voltage v ref an integrated, precision voltage reference is provided by the mcp19035. an external resistor divider is used to program the converter?s output voltage. the nominal value of this internal reference voltage is 600 mv. 4.4 internal oscillator the internal oscillator of the mcp19035 device provides a 300 khz fixed switching frequency. 4.5 under voltage lockout circuit (uvlo) an integrated under voltage lockout circuit (uvlo) prevents the converter from starting until the input volt- age is high enough for normal operation. the converter will typically start at 4.2v and operate down to 3.6v. hysteresis is added to prevent starting and stopping during startup, as a result of loading the input voltage source. 4.6 shutdown input the shutdown input pin (shdn ) is used to enable and disable the controller. when the shdn pin is pulled low, the mcp19035 is placed in shutdown mode. during shutdown, most of the internal circuits (including the ldo) are disabled, to minimize current consumption. a 100 k ? pull-up resistor is recommended between the shdn pin and v in pin. note that the shdn input is a high-impedance pin. noise generated by the circuits located near this pin may inadvertently shut down the controller. to improve the noise immunity of this input pin, we recommend placing a small capacitor between gnd and shdn , or decrease the value of the pull-up resistor. the shutdown input pin should not be left floating. 4.7 power good output (pwrgd) this open drain output provides an indication that the output voltage is 92% (typical) of its regulated value. this output is also low for other existing conditions that signal the possibility that the output of the power supply is out of regulation. the conditions are: ? feedback pin (fb) voltage differs more than 8% from its nominal value (600 mv) ? soft-start period is active ? undervoltage condition detected ? overcurrent condition detected, on either the high side or low side ? die temperature is above the thermal shutdown threshold (+150c) the active high power good signal has a fixed time delay of approximately 120 ms (t pg-timeout ). there is typically 150 s delay (t pg-delay ) on the power good signal high-to-low transition. figure 4-2: power good signal. pg th-low t pg-timeout pg v fb t pg-delay pg th-hi pg v-low
? 2012 microchip technology inc. ds22326a-page 15 mcp19035 4.8 internal voltage regulator (ldo) the mcp19035 controller offers an internal 5v low dropout voltage regulator. this regulator provides the bias voltage for all internal circuits. a ceramic capacitor (4.7 f minimum) must be connected between the output of this ldo (v cc pin) and ground (gnd pin) for stable operation. an external low noise load may be powered from this regulator, but the total current consumed from the ldo output (internal circuitry of mcp19035 + external load) should not exceed 50 ma. the internal circuitry of the mcp19035 consume approximately 5 ma. the total amount of current available to power the external load can be estimated from equation 4-1 : equation 4-1: this ldo dissipates power within the mcp19035. to avoid tripping the overtemperature protection circuit, the designer must ensure that the maximum die temperature is below +125c under worst case conditions (i.e. high input voltage). for further information regarding the maximum dissipated power for ldos, see microchip?s an761 and an792 application notes. the ldo is protected against overload and short-circuit conditions. consistent performance of the internal mos drivers is ensured by monitoring the ldo output voltage; if the voltage is lower than 3.3v typical, the chip will enter in shut-down mode to prevent damage to the external mosfets. 4.9 internal mosfet drivers internal mosfet drivers are capable of driving external, ?logic level? (+5v) mosfets. the low side driver (ldrv) is referenced to the gnd pin and is capable of sourcing 1a and sinking 1.5a. the high side driver (hdrv) is floating and capable of sourcing and sinking 1a. this driver is powered from an external bootstrap capacitor. the drivers have non-overlapping timing that is governed by an adaptive delay circuit to minimize body diode conduction in the synchronous rectifier. for the optimized dead time version of the mcp19035, the adaptive delay circuit is disabled and the dead time has a fixed value. 4.10 overcurrent protection overcurrent protection is accomplished by monitoring the voltage across the external mosfets when they are on (conducting). for the high-side overcurrent protection, when the sensed voltage drop across the high-side mosfet is greater than the high-side overcurrent threshold voltage, the high-side mosfet is immediately turned off and the high-side overcurrent counter is incremented by one. on the next cycle, if the high-side overcurrent threshold voltage is not exceeded, the high-side overcurrent counter is decreased by one count. if the high-side overcurrent counter reaches a count of 7, a fault condition exists and the mcp19035 turns off both external mosfets. after a 60 ms delay, the mcp19035 will attempt to restart. if during the next cycle, a high-side overcurrent threshold voltage is measured across the high-side mosfet, a fault is again declared and both external mosfets are turned off for another 60 ms. however, if after the attempted restart a high-side overcurrent threshold voltage is not measured across the high-side mosfet, the high-side overcurrent counter is decreased by one and the mcp19035 continues to operate until the high-side overcurrent counter reaches a count of 7. the low-side overcurrent protection behaves much the same way as the high-side overcurrent protection. the difference is that the low-side mosfet is not immediately turned off when a low-side overcurrent threshold voltage is measured. it remains on until the next cycle begins. i external load = 50 ma - f sw x(q g(high side) + q g(low side) ) - 5 ma where: i external load = current available for powering the external load f sw = switching frequency (300 khz) q g(high side) = total gate charge of the high-side mosfet at 4.5v v gs q g(low side) = total gate charge of the low-side mosfet at 4.5v v gs
mcp19035 ds22326a-page 16 ? 2012 microchip technology inc. for the low-side overcurrent protection, when the sensed voltage drop across the low-side mosfet is greater than the low-side overcurrent threshold voltage specified, a low-side overcurrent counter is incremented by one count. on the next cycle, if the low- side over current threshold voltage is not exceeded, the low-side overcurrent counter is decreased by one. if the low-side overcurrent counter reaches a count of 7, a fault condition exists and the mcp19035 turns off both external mosfets. after a 60 ms delay, the mcp19035 device will attempt to restart. if during the next cycle, a low-side overcurrent threshold voltage is measured across the low-side mosfet, a fault is again declared and both external mosfets are turned off for another 60 ms. however, if after the attempted restart a low-side overcurrent threshold voltage is not measured across the low-side mosfet, the low-side overcurrent counter is decreased by one and the mcp19035 continues to operate until the low-side overcurrent counter reaches a count of 7. the voltage threshold for high-side overcurrent protection circuit is fixed, 480 mv typical. the high-side voltage threshold will also depend on the value of the voltage across the bootstrap circuit capacitor, and will decrease when this voltage decreases. this will ensure that the high-side protection will avoid a failure of the mosfet when the bootstrap voltage is low and the switching losses are high. this threshold will provide a cycle-by-cycle protection in case of short circuit, but it should not be used to provide a precise current limit for the converter. an estimation of the current that flows in the high-side mosfet during short circuit can be found using equation 4-2 . note that, due to the leading edge blanking time, this current also depends on the inductor's ripple current. to avoid false triggering of the high side over current protection circuit during transients, it is highly recommended to choose a mosfet that will provide a threshold at least four times higher than the maximum output current of the converter. equation 4-2: peak current for high-side mosfet the voltage threshold for the low-side overcurrent protection circuit is fixed, 180 mv typical. different values for this threshold (from 100 mv to 300 mv) are available on request. an estimation of the current that flows on the low-side mosfet during short circuit is realized using equation 4-3 . note that, due to the leading edge blanking time, this current also depends on the inductor's ripple current. to avoid false triggering of the low-side over current protection circuit during transients, it is highly recommended to choose a mosfet that will provide a threshold at least two times higher than the maximum output current of the converter. equation 4-3: to avoid a false trigger of the overcurrent circuit, a leading edge blanking circuit is present on both the high and low-side measurements. due to this blanking time, the accuracy of the overcurrent circuit may be impacted if the converter operates at higher duty cycles (more than 85%), or if the inductor's current ripple is very high (i.e. the inductor is saturated by the excessive current). i hs mos v oc hs r dson ----------------- = where: i hs mos = current that passes through the high-side mosfet v oc hs = threshold voltage for high-side overcurrent protection circuit (480 mv) r dson = on resistance of the high-side mosfet i ls mos v oc ls r dson ---------------- - = where: i ls mos = current that passes through the low-side mosfet v oc ls = threshold voltage for low-side overcurrent protection circuit (180 mv) r dson = on resistance of the low-side mosfet
? 2012 microchip technology inc. ds22326a-page 17 mcp19035 4.11 soft start to control the output voltage during start-up, the mcp19035 uses a soft-start circuit that allows the output voltage of the system to monotonically increase. the soft start circuitry allows the output voltage to rise up to the desired regulation limit, typically within 2.6 ms. the soft start circuit is enabled each time the mcp19035 starts. this includes initial start-up, start-up from toggling the shdn pin, start-up after thermal shutdown, or start-up after an overcurrent condition. figure 4-3: soft start-up diagram. 4.12 pre-bias load start-up a special start-up sequence will prevent any current to be sourced from the output in case of a pre-biased load. this is accomplished by monitoring the fb pin and internal reference voltages. if the positive input to the error amplifier (internal reference voltage) is greater than the feedback voltage (voltage present at fb pin), the controller will drive the low-side mosfet (synchronous rectifier) with a reduced duty cycle. this sequence ensures a smooth output voltage transition without sinking any current from the pre-biased external load. shdn v out soft start time (t ss = 2.6 ms)
mcp19035 ds22326a-page 18 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 19 mcp19035 5.0 application information 5.1 typical applications the mcp19035 synchronous buck controller operates over an input voltage range, up to a maximum of 30v. the output current capability depends only on the external mosfet?s selection and can also be very high, typically up to 20a. typical applications include pol modules for powering dsps, fpgas and asics, and, in general, any step- down voltage conversion (from maximum 30v input voltage) for medium-to-high output current loads. 5.2 design procedure to simplify this design process, an excel ? -based design tool is available to support typical applications. this tool is available on the mcp19035 product web site. refer to an1452 ? ?using the mcp19035 synchronous buck converter design tool? for further details. 5.2.1 switching frequency and the maximum conversion ratio the mcp19035 controller provides a 300 khz, fixed switching frequency. this switching frequency offers a good compromise between higher efficiency and the size of the power train components. due to the minimum "on time" for the high-side mosfet driver (170 ns typical), the maximum conversion ratio must be limited to 15:1. 5.2.2 dead time selection dead time will affect the maximum obtainable efficiency of the converter. selecting the dead time depends on the external mosfets? parameters. lower figure of merit (fom) transistors will permit the use of shorter dead times. this may increase the converter efficiency by up to 2%. low figure of merit transistors allow the user to select a low value for dead time (typical 12 ns) without causing a shoot-through phenomenon. for low-fom transistors, the mcp19035 version with fixed 12 ns dead time is recommended. for typical medium figure of merit transistors, the mcp19035 version with the adaptive dead-time generator is recommended. 5.2.3 inductor selection the output inductor is responsible for smoothing the square wave created by the switching action and for controlling the output current ripple ( ? i out ). there is a trade off between efficiency and load transient response time when the value of the inductor is chosen. the smaller the inductance, the quicker the converter can respond to transients in the load current. however, a smaller inductor requires a higher switching frequency to maintain the same level of output current ripple. remember that increasing the switching frequency will also increase the switching losses in the mosfets. a good compromise for the inductor current ripple is 30% of the output current. the value of the inductor is calculated in equation 5-1 : equation 5-1: inductor value the peak current in the inductor is determined in equation 5-2 : equation 5-2: inductor peak current equation 5-3: inductor rms current additional care must be taken when selecting an induc- tor: ? choose an inductor that has a saturation current larger than the calculated peak current. the tolerance of the inductor must also be considered (typically 20%). ? to minimize the conduction losses, choose an inductor with the lowest possible dc resistance. the maximum dc resistance specified in the data sheet will ensure the worst-case component spec- ification. ? there are many magnetic materials available for inductor core: ferrite, iron powder and composite materials. the ferrite offers the lowest core losses, but the saturation characteristic is ?hard? (i.e. the inductance drops rapidly after the current reaches the saturation level). the losses of iron powder or composite material cores are higher than ferrite, but the saturation characteristic is ?soft?, making it more suitable for voltage mode control converter, including the mcp19035. lv in max v out ? ?? ?? v out v in max ----------------------- ? 1 f sw --------- - 1 0.3 i out max ? ----------------------------------------- - ? ? = i l peak i out max 0.3 i out max ? 2 ------------------------------------------ + = i l rms i 2 out i ripple 2 3 ------------------- - + =
mcp19035 ds22326a-page 20 ? 2012 microchip technology inc. 5.2.4 input capacitor selection the input capacitor is responsible for providing a low impedance voltage source for the step-down converter. this capacitor must be able to sustain high ripple current, a consequence of the discontinuous input current of the buck converter. a low equivalent series resistance capacitor (esr), preferably ceramic, is recommended. for wide temperature range applications, a multi-layer x7r dielectric is recommended, while for applications with limited temperature range, a multi-layer x5r dielectric is acceptable. a higher esr will produce a higher voltage ripple and higher power losses. the capacitor voltage rating must be higher than the maximum operating input voltage of the converter. the minimum capacitance is determined in equation 5-4 : equation 5-4: minimum capacitance for input capacitor the maximum ripple current in the input capacitor occurs when the duty cycle is 50%. this must be considered worst case for calculating the input capacitor. the rms current in the input capacitor is estimated with equation 5-5 : equation 5-5: rms current in the input capacitor the input capacitor must be rated to sustain this rms current without considerable losses. 5.2.5 output capacitor selection the output capacitor is responsible for smoothing the output voltage. it also plays an important role in the stability of the control system. the voltage ripple across the output capacitor is the sum of ripple voltages due to the equivalent series resistance (esr) and the voltage sag due to the load current that must be supplied by the capacitor as the inductor is discharged. a low esr capacitor, preferably ceramic, is recommended. for wide temperature range applications, a multi-layer x7r dielectric is recommended, while for applications with limited temperature range, a multi-layer x5r dielectric is acceptable. the output voltage ripple is estimated in equation 5-6 : equation 5-6: output voltage ripple minimum capacitance value is calculated according to the demand of the load transient response. during a transient load current, the excessive energy stored by the inductor must be absorbed by the output capacitor until the control loop sets the proper duty cycle. equation 5-7 calculates the minimum value for the output capacitor value: equation 5-7: output capacitor minimum value for applications that require low output voltage overshoot during a step load, the value of the output capacitor can become very large. in this case, it is recommended to mix ceramic capacitors with aluminum or polymer electrolytic capacitors to reach the recommended value. c in _ min i out d1d ? ?? ? ? f sw v ripple di out esr ? ? ? ?? ? ----------------------------------------------------------------------------------- = where: c in_min = minimum capacitance of the input capacitor (in farad) i out = output current (a) d = duty cycle (for worst case this is 0.5) f sw = switching frequency (hz) v ripple = input voltage ripple (usually between 0.1v and 0.5v) esr = equivalent series resistance of the capacitor (in ohm) i rms c in ?? i out i ripple 12 --------------- - + ?? ?? d v out i out ? v in -------------------------------- ?? ?? ? = v ripple i ripple esr 1 8c out f sw ? ? ------------------------------------- - + ?? ?? ? = where: i ripple = inductor current ripple (a) v ripple = output voltage ripple (v) c out = output capacitor (f) esr = equivalent series resistance of the output capacitor (ohm) c out li oh 2 i ol 2 ? ? v f 2 v out 2 ? ----------------------------------- - = where: i oh = final value of the output current i ol = initial value of the output current v out = initial output voltage v f = final output voltage
? 2012 microchip technology inc. ds22326a-page 21 mcp19035 5.2.6 mosfets selection choosing the right mosfet is a critical part of the design for a switching regulator. their performance will directly impact the efficiency and reliability of the regulator. the mcp19035 synchronous buck controller offers an integrated, logic-level mosfet driver, and is capable of supplying 5v to drive the mosfet gates. as a result, logic-level mosfets must be used. suitable mosfets should meet the requirement of voltage and current rating. a key parameter for evaluating the mos transistor performance is the figure of merit. for a given mosfet, this is defined as the product between the total gate charge (q g ) and r ds(on) (see equation 5- 8 ). equation 5-8: figure of merit a lower fom value means a higher-performance mos transistor. for the high-side mosfet, power losses consist of both switching and conduction losses. conduction losses are high when the duty cycle of the converter is high. the conduction loss of the high-side mosfet can be estimated by multiplying the r ds(on) with the rms value of the current that passes through the tran- sistor (see equation 5-9 ). equation 5-9: rms value for high-side current the conduction losses for high-side mos transistor are estimated in equation 5-10 : equation 5-10: conduction losses for high-side mosfet the switching losses are more difficult to calculate, since they depend on many parameters. equation 5-11 shows an estimation of these losses: equation 5-11: switching losses for high-side mosfet the t s(hl) and t s(lh) times can be estimated using the following equations: equation 5-12: the total power losses for high-side mosfet can be calculated with equation 5-13 : equation 5-13: total power losses for high-side mosfet for applications that operate with low duty cycle (lower than 30%) or high input voltage, the power losses for the high-side transistor are mainly switching losses. for these applications, it is recommended to choose a mosfet that offers a low total gate charge. for applications that operate with duty cycles higher than 50%, the power losses for the high-side transistor are mainly conduction losses. for these applications, choose a mosfet that has a low r ds(on). fom q gtot ?? r ds on ?? ? = i rms high-side di out 2 i ripple 2 12 --------------- - + ?? ?? ?? ? = where: d = duty cycle i out = output current (a) i ripple = current ripple in the inductor (typically 30% of the maximum output current) (a) p cond high-side i rms high-side 2 r ds on ?? hs max ?? ? = p sw high-side v in i out ? 2 --------------------------- ?? ?? t shl ?? t slh ?? + ?? ? f sw ? = where: v in = input voltage (v) i out = output current (a) f sw = switching frequency (hz) t s(hl) = mosfet switching time (high-to-low transition) (s) t s(lh) = mosfet switching time (low-to-high transition) (s) t shl ?? q g total ?? i drv sink --------------------- - = t slh ?? q g total ?? i drv source --------------------- - = where: q g(total) = high-side mosfet total gate charge i drvsink = sink peak current for high-side driver (typical 1a) i drvsource = source peak current for high-side driver (typical 1a) p loss high-side p cond high-side p sw high-side + =
mcp19035 ds22326a-page 22 ? 2012 microchip technology inc. the low-side mosfet (synchronous rectifier) is ?soft- commutated? by the energy stored in the inductor , thus reducing the switching losses. for the low-side transis- tor, the power losses mainly consist of conduction losses, body diode conduction losses and body diode reverse recovery losses. similarly to the high-side, the rms current that pass through the low-side mosfet is calculated using equation 5-14 : equation 5-14: rms current for low-side mosfet the conduction losses for low-side mos transistor are estimated in equation 5-15 : equation 5-15: conduction losses for low-side transistor the body diode conduction loss is calculated in equation 5-16 : equation 5-16: body diode conduction losses the body diode recovery time losses will be calculated using equation 5-17 : equation 5-17: body diode reverse recovery losses the total power loss for the low-side mosfet can now be estimated by summing the power losses in equation 5-18 : equation 5-18: total power loss for low-side mosfet (sr) the conduction losses are the dominant part of the total losses for the low-side transistor; choose a mosfet with a low r ds(on) . the body diode conduction and reverse recovery losses can be greatly minimized by reducing the dead times necessary to prevent the shoot-through. this can be achieved by choosing transistors that have a very low figure of merit (fom) mosfet for both sides. 5.2.7 bootstrap capacitor selection the selection of the bootstrap capacitor is based upon the total gate charge of the high-side power mosfet and the allowable droop in gate drive voltage while the high-side power mosfet is conducting (see equation 5-19 ). equation 5-19: bootstrap capacitor it is recommended that the voltage droop does not exceed 50 mv. a low esr, ceramic capacitor, rated at least 16 v dc , is recommended. i rms low-side 1d ? ?? i out 2 i ripple 2 12 --------------- - + ?? ?? ?? ? = where: d = duty cycle i out = output current (a) i ripple = current ripple in the inductor (typically 30% of the maximum output current) (a) p cond low-side i rms low-side 2 r ds on ?? ls max ?? ? = p loss bd i out v f ? t bd f sw ? ? = where: v f = forward voltage of the body diode (v) t bd = total conduction time for body diode (s) p rr q rr v in f sw ? ? 2 ---------------------------------------- = where: q rr = reverse recovery charge of the body diode (c) p loss low-side p cond low-side p loss bd p rr ++ = c boot q g total ?? ? v droop ----------------------- - = where: q g(total) = high-side mosfet total gate charge (c) ? v droop = allowable gate drive voltage droop (v)
? 2012 microchip technology inc. ds22326a-page 23 mcp19035 5.2.8 feedback loop compensation since the mcp19035 implements a voltage-mode pwm control, a type-iii compensation network is recommended. correct placing of poles and zeros require analysis of the bode plots for the buck converter power train. figure 5-1: bode plots for buck converter power train (representation using asymptotes). the power train of a buck converter that uses voltage mode control is a second order system. at the lc resonance frequency, a double pole occurs; this pole will ?push? the gain down with a slope of -40db/decade. this double pole also introduces a phase lag of -180. the compensation network must counteract the effects of this double pole in order to achieve the stability of the system. the equivalent series resistance (esr) of the output capacitor introduces a zero that ?pushes? the gain and phase up again. this zero helps the stability of the system if it occurs before the phase reaches the critical point of -180. however, due to the performance criteria (output voltage ripple, efficiency), the application requires the use of low esr capacitors. for capacitors that have very low esr (ceramic capacitors), this zero occurs at high frequency, where the phase reaches the critical point. the frequencies for pole and zero are determined using equation 5-20 : equation 5-20: pole and zero frequencies equation 5-21: pwm modulator gain the type-iii compensation network is represented in figure 5-2 : figure 5-2: type-iii compensation network. magnitude (db) frequency (log scale) a mod 0db -40 db/decade -20 db/decade f lc f esr phase (deg) 0 -90 -180 frequency (log scale) f lc 1 2 ? lc out ? ------------------------------------- = f esr 1 2 ? esr c out ? ? ---------------------------------------------- - = a mod 20 v in v ramp ? -------------------- - log ? 20 v in log ? == gs ?? r 1 r 3 + r 1 r 3 c 1 ? ? --------------------------------- s 1 r 4 c 2 ? ------------------- - + ?? ?? s 1 r 1 r 3 ? ?? c 1 ? ------------------------------------- - + ?? ?? ? ss c 2 c 3 + ?? r 4 c 2 c 3 ? ? --------------------------------- + ?? ?? ?? s 1 r 3 c 1 ? ------------------- - + ?? ?? ? ? -------------------------------------------------------------------------------------------------- - ? = where: c 1 r 3 c 3 r 1 r 2 c 2 v ref r 4 + - ea v in comp
mcp19035 ds22326a-page 24 ? 2012 microchip technology inc. figure 5-3: bode plots for type iii compensation network (representation using asymptotes). assuming c 3 ?c 2 and r 3 ?r 1 , the pole and zero frequencies can be calculated using equation 5-22 : equation 5-22: pole and zero frequencies of the compensation network equation 5-23: zero gain equation 5-24: pole gain the type-iii compensation network provides two zeros and three poles (including origin pole), pushing the cross-over frequency as high as possible, and boosts the phase margin of the system to greater than 45. a higher bandwidth yields a faster load transient response. the faster transient response results in a smaller output voltage overshoot. the procedure for placing the poles and zeros to achieve the optimum phase margin are presented below: 1. determine the frequency of the double pole (lc pole) and esr zero using equation 5-20 . 2. choose resistor r 1 (usually between 10 k ? and 100 k ? ). this value is a compromise between high values for additional capacitors (higher cost) and possible noise induced problems. 3. resistor r 2 is calculated using equation 5-25 : equation 5-25: feedback resistor divider 4. choose the crossover frequency of the compensated system. this frequency is recommended to be between 1/10 th and 1/5 th of the switching frequency (f sw ). a higher crossover frequency will improve the transient response, but will decrease the phase margin. for most of the applications, the crossover frequency is set around 1/10 th of switching frequency. this is a reasonable compromise between simplifying the design of the compensation loop and achieving a fast transient response. since the frequency of the esr zero is much higher than lc resonant frequency, the gain of the power train can be typically approximated at the crossover frequency, using equation 5-26 : equation 5-26: power train gain at crossover frequency the compensated error amplifier must have a gain equal to a ptco at crossover frequency (f co ). typically, this crossover frequency occurs between f z2 and f p1 (see figure 5-3 ). magnitude (db) frequency (log scale) a ol 0db f z1 f z2 phase (deg) 0 90 -90 frequency (log scale) f p1 f p2 a pole a zero f z1 1 2 ? r 1 r 3 + ?? c 1 ? ? ------------------------------------------------- - 1 2 ? r 1 c 1 ? ? ------------------------------- - ? = f z2 1 2 ? r 4 c 2 ? ? ------------------------------- - = f p1 1 2 ? r 4 c 2 c 3 ? c 2 c 3 + ------------------- - ?? ?? ? ? -------------------------------------------------- - 1 2 ? r 4 c 3 ? ? ------------------------------- - ? = f p2 1 2 ? r 3 c 1 ? ? ------------------------------- - = a zero 20 r 4 r 1 ----- - log ? = a pole 20 r 4 r 1 r 3 + ?? ? r 1 r 3 ? ------------------------------------ log ? = r 2 v ref r 1 ? v out v ref ? -------------------------------- - 0.6 r 1 ? v out 0.6 ? -------------------------- - == a pt co a mod 40 ? f co f lc -------- ?? ?? log ? =
? 2012 microchip technology inc. ds22326a-page 25 mcp19035 5. the first zero of the compensation network must be placed at the f lc frequency. the capacitor c 1 is calculated using equation 5-27 : equation 5-27: capacitor c 1 6. the value of the resistor r 4 is estimated using equation 5-28 : equation 5-28: resistor r 4 7. the second zero of the compensation network must be placed at half of the f lc frequency. the value of the capacitor c 2 is calculated in equation 5-29 : equation 5-29: capacitor c 2 8. the first pole of the compensation network must be placed at f sw. the value of c 3 is calculated in equation 5-30 : equation 5-30: capacitor c 3 9. the second pole of the compensation network must be placed at half of the f sw .the value for resistor r 3 is calculated in equation 5-31 : equation 5-31: resistor r 3 the compensation circuit can be simulated with any available simulator. the values of the components can be adjusted to meet the initial design parameters (crossover frequency and phase margin). it is also nec- essary to ensure that the gain of the compensation cir- cuit does not exceed the gain of the error amplifier. due to the interactions between poles and zeros, it is highly recommended to use the design tool provided by microchip technology inc. to design and analyze the compensation network. c 1 lc out ? r 1 --------------------------- - = r 4 f co f lc -------- 1 v in -------- r 1 ? ? = where: f co = cross-over frequency for the compensated system (usually 1/10 th of f sw ) c 2 2 lc out ? r 4 --------------------------- - ? = c 3 1 2 ? r 4 f sw ? ? ? ----------------------------------------- - = r 3 1 ? c 1 f sw ? ? -------------------------------- - =
mcp19035 ds22326a-page 26 ? 2012 microchip technology inc. 5.3 operation with low input voltages if the application requires an input voltage below 5.5v, it is recommended to use the alternative schematic depicted in figure 5-4 . figure 5-4: typical application for low v in . this connection avoids the voltage drop on the internal voltage regulator, ensuring the correct driving of the mosfets at low input voltage. additional care must be exercised when this alternative schematic is used to minimize the input voltage ripple/noise. the internal circuitry of the mcp19035 may be affected by the ripple/noise present on the v cc pin. the r in resistor together with c vcc capacitor form a low-pass filter for the bias voltage (v cc voltage). the recommended value range for this resistor is between 2.2 ? and 10 ? . c in c out l q 1 q 2 mcp19035 hdrv ldrv phase boot +v cc c boot c vcc +v out shdn v in pwrgd comp fb r 1 r 3 c 1 r 2 c 3 r4 c 2 +v in on off r in gnd
? 2012 microchip technology inc. ds22326a-page 27 mcp19035 6.0 design example this example illustrates the step-by-step design proce- dure for a 12v to 1.8v synchronous buck converter using the mcp19035 controller. to minimize the design effort, microchip provides a design tool that is used to calculate the component values. see an1452 - ?using the mcp19035 synchronous buck converter design tool? for further details (ds01452). the electrical parameters are detailed in ta b l e 6 - 1 . 6.0.1 inductor selection the inductor must be sized for a typical ripple current that is around 30% of maximum output current. the inductor value calculated with equation 5-1 is 1.16 h. to compensate against component tolerance, choose the next higher standard value 1.5 h (typically 20% for high current inductors). the peak current in the inductor can be calculated with equation 5-2 , its value being 17.25a. the inductor must sustain, without saturating, this peak current. to maintain low-conduction losses, the dc resistance of the inductor must be as low as possible. table 6-2 shows some suitable inductors for this application. table 6-1: design example electrical specification parameter test conditions min nominal max unit input voltage (v in ) 8 12 14 v output voltage (v out )0 ? i out ? 15a ? 1.8 ? v line regulation 8.0v ? v in ? 14v ? ? 0.5 % load regulation 0a ? i out ? 15a ? ? 0.5 % output ripple (v out_ripple )i out = 15a ? ? 30 mv input ripple (v in_ripple )i out =15a ? ? 0.3 v output overshoot step from 3.75a to 11.25a ? ? 100 mv output undershoot step from 11.25a to 3.75a ? ? 100 mv output current (i out )0?15a efficiency v in =12v, i out = 10a 90 ? ? % table 6-2: suitable inductors from various vendors vendor part number inductance (h) dcr (m ? ) i sat (a) coilcraft ? xal1010-152meb 1.5 1.76 36.6 wurth elektronik ? 7443320150 1.5 2.1 27 tdk - epc ? b82559a0142a013 1.4 1.5 22 bourns ? SRP1270-1R5M 1.5 2.1 48
mcp19035 ds22326a-page 28 ? 2012 microchip technology inc. 6.0.2 input capacitor selection the converter operates with a maximum duty cycle of 22.5%. a ceramic capacitor (x7r dielectric) with a 10 m ? esr (typical) will be used. the minimum capacitance for input capacitor, calculated in equation 5-4 , is 32.7 f. use two standard 22 f capacitors (x7r) rated at 25v dc in parallel. 6.0.3 output capacitor selection based on a step load from 25% to 75% of the maximum output current, the minimum value for the output capac- itor can be determined with equation 5-7 . the mini- mum value is 456 f. choose the next higher standard value (500 f). the esr of the output capacitor will strongly affect the output voltage ripple. use five 100 f standard ceramic capacitors (x7r or x5r dielectric) rated at 6.3v dc in parallel. the estimated final value of the esr is lower than 5 m ? . the output voltage ripple is now estimated with equation 5-6 . 6.0.4 mosfets selection before the mosfet selection, the total losses of the converter should be estimated. for this application, the input power can be estimated using equation 6-1 : equation 6-1: input power the total power losses are estimated in equation 6-2 : equation 6-2: total converter losses to achieve the efficiency goal (90%), the total power losses must be lower than 2w at 10a output current. table 6-3 shows how these losses are distributed over the converter components. the power losses distribu- tion varies with the design parameters. as a rule of thumb, for designs that have higher conversion ratio (low duty cycles), the losses for the high-side mosfet are mainly switching losses. for the low side, most of the losses will be the conduction losses. an important part of the total power losses (over 75%) are dissipated by the mosfets. for the high-side mosfet, the total amount of losses (conduction and switching losses) should not exceed 0.72w. this design has a higher conversion ratio (greater than 7:1), thus most of the losses of the high- side mosfet will be switching losses. as a rule of thumb, the switching losses will be considered to be 70% of the total losses. the conduction losses for the high-side mosfet are estimated in equation 5-10 . high-side mosfet conduction losses are high at low input voltages. the maximum r ds(on) for the high-side mosfet is: equation 6-3: maximum high-side r ds(on) for this design, where i rms high-side =3.9a at 12v input voltage and 10a output current, the high-side mosfet should have a r ds(on) lower than 14 m ? . for the high-side mosfet, most of the losses are switching losses (70%). the maximum total gate charge for the high-side mosfet is: equation 6-4: maximum total gate charge for the high-side mosfet the maximum total gate charge (q g(total) ) at 4.5v v gs should be lower than 12 nc (calculated for 10a output current). p in u out i outmax ? eff ----------------------------------------- - = p loss p in p out ? = table 6-3: estimation of the power losses distribution component losses (%) high-side mosfet 36 low-side mosfet 40 inductor 10 input capacitor 2 output capacitor 1 pwm controller 10 traces dc resistance 1 r ds on ?? p loss high side ? i rms high side ? 2 ----------------------------------------- 0 . 3 ? = q gtotal ?? p loss high side ? v in max ?? i out f sw ? ? ------------------------------------------------------ -0.7 ? =
? 2012 microchip technology inc. ds22326a-page 29 mcp19035 for the low-side mosfet, losses are mainly conduction losses. as a rule of thumb, the conduction losses are considered to be 85% of the total losses. for this design, the maximum power losses (estimated at 12v input voltage and 10a output current) for low-side should be lower than 0.9w. estimate the maximum r ds(on) for the low-side mosfet using equation 6-5 : equation 6-5: maximum rd (on) of low-side mosfet in this design, i rms low-side = 9.3a at 12v input voltage, 10a output current and the maximum r ds(on) for low-side mosfet = 7.8 m ? . for this design, the microchip's mcp87050 and mcp87022 high-performance mosfets can be used. calculate the total losses introduced by these transis- tors using the provided equations. for the high-side mosfet (mcp87050), the total loss is 0.66w. the low-side mosfet (mcp87022) will dissipate a 0.3w loss. 6.0.5 bootstrap capacitor selection from equation 5-19 , the value of the bootstrap capacitor should be higher than 276 nf. choose the standard value 330 nf ceramic capacitor (x7r) rated at 16 v dc . 6.0.6 dead time (dt) selection the mosfet used in this design has a low figure of merit parameter. the overall efficiency of the converter can be improved by choosing the mcp19035 with optimized dead time. 6.0.7 overcurrent protection thresholds the mcp19035 controller provides two fixed threshold for high and low-side overcurrent protection circuits. these thresholds are 480 mv (typical) for high-side and 180 mv (typical) for the low-side. the peak current for the high-side is: equation 6-6: maximum peak current for a high-side mosfet for this design, the maximum peak current that flows into the high-side mosfet is 87a. the peak current for the low-side mosfet is: equation 6-7: maximum peak current for a low-side mosfet for this design, the maximum peak current that flows into the low-side mosfet is 81a. 6.0.8 feedback loop compensation for this design, the crossover frequency is 30 khz, while the resonant frequency of lc tank is 5.88 khz. with these parameters, and following the design procedure described in section 5.2, design procedure , the value for compensation network components can be calculated. the components used for the compensation network must be of good quality and tolerance. the recommended dielectric for capacitors is c0g and the tolerance 5%. the recommended tolerance for resistors is 1%. 6.0.9 layout recommendations good printed circuit board layout techniques are important to any switching circuitry, and switching power supplies are no different. here are the guidelines for the pcb layout: ? the exposed pad of mcp19035 dfn case is the only connection to the internal device ground. connect this pad directly to the board ground plane. ? place at least four vias in the exposed pad land to help remove heat from the device. ? use separate grounds for power and signal paths. keep high current paths away from sensitive components and nodes (ex. feedback and compensation network components). ? four layer pcbs are highly recommended to obtain optimum results regarding noise/emi. use an internal layer as ground plane. ? for double layer boards, a single ground plane r ds on ?? p loss low side ? i rms low side ? 2 --------------------------------------- -0.85 ? = i max hs 0.48 r ds on ?? hs ------------------------- = table 6-4: compensation network components component value standard value r 1 20 k ? 20 k ? r 2 10 k ? 10 k ? r 3 0.774 k ? 0.75 k ? r 4 8.6 k ? 8.2 k ? c 1 1.37 nf 1.2 nf c 2 6.36 nf 6.8 nf c 3 61 pf 68 pf i max ls 0.18 r ds on ?? ls ------------------------ =
mcp19035 ds22326a-page 30 ? 2012 microchip technology inc. (usually the bottom) is recommended. ? use short, wide traces for the mosfet?s gate drive connection (ldrv and hdrv signals). ? place the main mosfet (control/high-side mos- fet) as close as possible to the input capacitors. ? minimize the connections between mosfets, the inductor and the mcp19035 case (phase node). place this node over a ground plane to minimize the radiated noise. ? place the compensation network components near the mcp19035 case and connect these components to a low noise ground (signal ground). ? locate the v in decoupling capacitor close to the mcp19035 case. ? locate the bootstrap circuit capacitor close to the mcp19035 case. ? minimize the area of high frequency current loops. figure 6-1 helps the pcb designer to identify the main high frequency current paths for the synchronous buck converter. figure 6-1: high frequency current paths. all these currents contain high-frequency components and can produce emi. minimizing the area of these loops will reduce the radiated noise. the reverse recovery of the sr mosfet body diode current is an important source of noise and emi. this current, although very short (less than 10 ns), can easily reach a few hundred amps, especially when using low esr capacitors for input bypass and very fast mosfets for switching transistors. if this current passes through a path that has a high inductance, it will produce an intense voltage ringing. for noise sensitive applications (for example, rf applications) the excessive voltage ringing in the phase node produced by reverse recovery of sr mosfet body diode can be reduced by placing a low- value resistor in series with the bootstrap capacitor. this resistor will slow down the high-side mosfet during low-to-high transition, reducing the slew rate of the sw node signal. the recommended value for this resistor is between 2.2 ? and 10 ? , and should be determined by lab measurements. the penalty of including this resistor is an efficiency reduction. it should, however, be no more than 0.5%. c in c out l1 q 1 q 2 r l mcp19035 hdrv ldrv phase i in i sr i hdrv i ldrv i rr gnd where: i in = input converter current i sr = current through the synchronous rectifier (sr) mosfet i hdrv and i ldrv = mosfet drivers? currents i rr = current produced by the reverse recovery of the sr mosfet body diode
? 2012 microchip technology inc. ds22326a-page 31 mcp19035 figures 6-2 and 6-3 show the difference between phase node voltage with and without this resistor. figure 6-2: sw (phase) node with boot capacitor series resistor. figure 6-3: sw (phase) node without boot capacitor series resistor.
mcp19035 ds22326a-page 32 ? 2012 microchip technology inc. 6.0.10 schematic and bill of materials figure 6-4: schematic diagram. shdn 1 fb 2 comp 3 4 pwrgd 5 vcc 6 7 boot 8 phase 9 hdrv 10 u1 mcp19035 q1 mcp87050 q2 mcp87022 pgnd pgnd pgnd sgnd pgnd pgnd sgnd pgnd pgnd 1.5uh 10k r2 1m r5 6.8nf c2 20k r1 22uf c10 22uf c11 100uf c7 100uf c8 100uf c9 4.7uf c13 1uf c12 12 j1 1 2 j2 1.2nf c1 750 r3 8.2k r4 68pf c3 vin vout 100uf c5 100uf c6 100k r6 0.33uf c4 gnd vin ldvr 11 l1
? 2012 microchip technology inc. ds22326a-page 33 mcp19035 table 6-5: bill of materials qty reference value manufacturer manufacturer part number description 1 c1 1.2 nf kemet ? electronic corp. c0603c122j1gactu cap. ceramic 1200 pf 100v 5% np0 0603 1 c2 6.8 nf kemet electronic corp. c0603c682j5gactu cap. ceramic 6800 pf 50v 5% np0 0603 1 c3 68 pf kemet electronic corp. c0603c680j1gactu cap. ceramic 68 pf 100v 5% np0 0603 1 c4 0.33 f murata electronics ? grm188r71c334ka01d cap. ceramic 0.33 f 16v 10% x7r 0603 5 c5, c6, c7, c8, c9 100 f tdk ? corporation c3225x5r0j107m cap. ceramic 100 f 6.3v 20% x5r 1210 2 c10, c11 22 f murata electronics grm32er71e226ke15l cap. ceramic 22 f 25v 10% x7r 1210 1 c12 1 f tdk corporation cga4j3x7r1v105k cap. ceramic 1 f 35v 10% x7r 0805 1 c13 4.7 f tdk corporation c2012x5r1e475k cap. ceramic 4.7 f 25v x5r 0805 2 j1, j2 on-shore technology inc. ed120/2ds terminal block 5.08 mm vert. 2 pos 1l1 1.5hwurth electronik group 7443320150 inductor power 1.5 h 19.5a smd 1 q1 microchip technology inc. mcp87050t-u/mf high-speed n-channel power mosfet, 5x6 mm pdfn 1 q2 microchip technology inc. mcp87022t-u/mf high-speed n-channel power mosfet, 5x6 mm pdfn 1r1 20 k ? panasonic ? - ecg erj-3ekf2002v res. 20k ohm 1/10w 1% 0603 smd 1r2 10 k ? panasonic - ecg erj-3geyj103v res. 10k ohm 1/10w 5% 0603 smd 1r3 750 ? vishay ? /dale intertechnology crcw0603750rfkea res. 750 ohm 1/10w 1% 0603 smd 1r4 8.2k ? panasonic - ecg erj-3ekf8201v res. 8.2k ohm 1/10w 1% 0603 smd 1r5 1m ? panasonic - ecg erj-3ekf1004v res. 1m ohm 1/10w 1% 0603 smd 1r6 100k ? panasonic - ecg erj-3ekf1003v res. 100k ohm 1/10w 1% 0603 smd 1 u1 microchip technology inc. mcp19035-aaabe/mf high speed synchronous buck controller
mcp19035 ds22326a-page 34 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 35 mcp19035 7.0 packaging information 7.1 package marking information legend: xx...x customer-specific information y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week ?01?) nnn alphanumeric traceability code pb-free jedec designator for matte tin (sn) * this package is pb-free. the pb-free jedec designator ( ) can be found on the outer packaging for this package. note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 3 e 3 e part number code mcp19035-aaaae/mf bafg mcp19035t-aaaae/mf bafg mcp19035-aaabe/mf bafp mcp19035t-aaabe/mf bafp bafg 1209 256 10-lead dfn (3x3x0.9 mm) example:
mcp19035 ds22326a-page 36 ? 2012 microchip technology inc. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging
? 2012 microchip technology inc. ds22326a-page 37 mcp19035 note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging
mcp19035 ds22326a-page 38 ? 2012 microchip technology inc. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging
? 2012 microchip technology inc. ds22326a-page 39 mcp19035 appendix a: revision history revision a (november 2012) ? original release of this document.
mcp19035 ds22326a-page 40 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 41 mcp19035 product identification system to order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office . part no. x /xx -x switching package temperature range device device: mcp19035: high-speed synchronous buck controller mcp19035t: high-speed synchronous buck controller (tape and reel) switching frequency: a=300khz reference voltage: a=600mv ldrv oc threshold: a=200mv dead time: a =20 ns b=12ns temperature range: e= -40 ? c to +125 ? c (extended) package: mf = plastic dual flat, no lead package - 3x3x0.9 mm, 10-lead examples: a) mcp19035-aaaae/mf: 300 khz switching freq., 600 mv v ref , 200 mv ldrv oc threshold, 20 ns dead time, extended temperature, 10ld 3x3 dfn pkg. b) mcp19035t-aaaae/mf: tape and reel, 300 khz switching freq., 600 mv v ref , 200 mv ldrv oc threshold, 20 ns dead time, extended temperature, 10ld 3x3 dfn pkg. c) mcp19035t-aaabe/mf: tape and reel, 300 khz switching freq., 600 mv v ref , 200 mv ldrv oc threshold, 12 ns dead time, extended temperature, 10ld 3x3 dfn pkg. d) mcp19035t-aaabe/mf: tape and reel, 300 khz switching freq., 600 mv v ref , 200 mv ldrv oc threshold, 12 ns dead time, extended temperature, 10ld 3x3 dfn pkg. frequency x reference voltage x ldrv oc threshold x dead time
mcp19035 ds22326a-page 42 ? 2012 microchip technology inc. notes:
? 2012 microchip technology inc. ds22326a-page 43 information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safety applications is entirely at the buyer?s risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, implicitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, dspic, k ee l oq , k ee l oq logo, mplab, pic, picmicro, picstart, pic 32 logo, rfpic and uni/o are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. filterlab, hampshire, hi-tech c, linear active thermistor, mxdev, mxlab, seeval and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, app lication maestro, chipkit, chipkit logo, codeguard, dspicdem, dspicdem.net, dspicworks, dsspeak, ecan, economonitor, fansense, hi-tide, in-circuit serial programming, icsp, mindi, miwi, mpasm, mplab certified logo, mplib, mplink, mtouch, omniscient code generation, picc, picc-18, picdem, picdem.net, pickit, pictail, real ice, rflab, select mode, total endurance, tsharc, uniwindriver, wiperlock and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of microchip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2012, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. isbn: 978-1-62076-663-7 note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona; gresham, oregon and design centers in california and india. the company?s quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified. quality management s ystem certified by dnv == iso/ts 16949 ==
ds22326a-page 44 ? 2012 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://www.microchip.com/ support web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 cleveland independence, oh tel: 216-447-0464 fax: 216-447-0643 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 indianapolis noblesville, in tel: 317-773-8323 fax: 317-773-5453 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 santa clara santa clara, ca tel: 408-961-6444 fax: 408-961-6445 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway harbour city, kowloon hong kong tel: 852-2401-1200 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8569-7000 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - chongqing tel: 86-23-8980-9588 fax: 86-23-8980-9500 china - hangzhou tel: 86-571-2819-3187 fax: 86-571-2819-3189 china - hong kong sar tel: 852-2401-1200 fax: 852-2401-3431 china - nanjing tel: 86-25-8473-2460 fax: 86-25-8473-2470 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8203-2660 fax: 86-755-8203-1760 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7252 fax: 86-29-8833-7256 china - xiamen tel: 86-592-2388138 fax: 86-592-2388130 china - zhuhai tel: 86-756-3210040 fax: 86-756-3210049 asia/pacific india - bangalore tel: 91-80-3090-4444 fax: 91-80-3090-4123 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - osaka tel: 81-66-152-7160 fax: 81-66-152-9310 japan - yokohama tel: 81-45-471- 6166 fax: 81-45-471-6122 korea - daegu tel: 82-53-744-4301 fax: 82-53-744-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - kuala lumpur tel: 60-3-6201-9857 fax: 60-3-6201-9859 malaysia - penang tel: 60-4-227-8870 fax: 60-4-227-4068 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-5778-366 fax: 886-3-5770-955 taiwan - kaohsiung tel: 886-7-213-7828 fax: 886-7-330-9305 taiwan - taipei tel: 886-2-2508-8600 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 worldwide sales and service 10/26/12

▲Up To Search▲

Price & Availability of SRP1270-1R5M

	To Download SRP1270-1R5M Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .